



1/14




















FIG. 4a







FIG. 4b










Fig. 6a




Fig. 6b




Fig. 6c




Fig. 6d

	ROW	COLUMN	BIT POSITION	EV	RGT1	RGTX	CGT1	CGTX	Դ	A.		ROW	COLUMN	BIT POSITION	EV2	RF2	CF2
0	Row Addr A	Col Addr A	(A) I/O error Positions	1	1	0	1	0				Row Addr D	Col Addr C	(C) I/O error Positions	1		
:	Row Addr B	Col Addr B	(B) I/O error Positions	1	1	0	1	0			-	Row Addr C	Col Addr D	(D) I/O error Positions	1		
•				0			<u> </u>				-				0		
N				0			L_	<u> </u>			←				0		
BAD LIST (BL)											ASSOCIATED BAD LIST (ABL)						

Fig. 6e

Row Addr B = Row Addr D Col Addr B = Col Addr C

Fig. 6f







FIG. 7






12/14







14/14

